A Programming Approach to the Design of Asynchronous Logic Blocks
نویسندگان
چکیده
Delay-Insensitive Sequential Processes is a structured, parallel programming language. It facilitates the clear, succinct and precise specification of the way an asynchronous logic block is to interact with its environment. Using the tool di2pn, such a specification can be automatically translated into a Petri net. Using the tool petrify, the net can be automatically validated (for freedom from deadlock and interference, and for implementability as a speed-independent circuit) and asynchronous logic can be automatically synthesised.
منابع مشابه
A Fast and Self-Repairing Genetic Programming Designer for Logic Circuits
Usually, important parameters in the design and implementation of combinational logic circuits are the number of gates, transistors, and the levels used in the design of the circuit. In this regard, various evolutionary paradigms with different competency have recently been introduced. However, while being advantageous, evolutionary paradigms also have some limitations including: a) lack of con...
متن کاملUse of a mixed integer programming model to achieve an optimum size of blast block in open-pit mining with regard to size of mineable block using fuzzy logic approach
In this paper, we present an integrated model to find the optimum size of blast block that uses (i) a multi-criteria decision-making method to specify the applicable size of the mineable block; (ii) a linear programming method for the selection of the blasted areas to be excavated and in deciding the quantity of ores and wastes to be mined from each one of the selected blocks. These two methods...
متن کاملA New Asynchronous Pipeline Scheme : Application to the Design of a Self-timed Ring Divider
This paper describes an efficient way to synchronise and pipeline asynchronous circuits built out of precharged function blocks. Differential Cascode Voltage Switch Logic (DCVSL) [1] is used to efficiently implement these blocks. A modified version of this logic, called LCDL (Latched CMOS Differential Logic [2]), or DCVSL with NORA-Latch [3] in the literature, is used in order to improve the st...
متن کاملDesigning Asynchronous Sequential Circuits for Random Pattern Testability
A resurgence of interest in asynchronous VLSI circuits is occurring because of their potential for low power consumption, design flexibility and the absence of the clock skew problem. In this paper, an approach to the design of asynchronous sequential circuits for random pattern testability based on the micropipeline design style is described. The test procedure for such asynchronous sequential...
متن کاملA New Algorithm for Determining Ultimate Pit Limits Based on Network Optimization
One of the main concerns of the mining industry is to determine ultimate pit limits. Final pit is a collection of blocks, which can be removed with maximum profit while following restrictions on the slope of the mine’s walls. The size, location and final shape of an open-pit are very important in designing the location of waste dumps, stockpiles, processing plants, access roads and other surfac...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002